Arietta G25 - an Atmel ARM9 board

While I own a Raspberry Pi already, I was looking for a bare minimum ARM development board capable of running Linux and offers a good amount of I/O peripherals which the R-Pi lacks. I finally stumbled upon Arietta G25, a really tiny ARM board from acmesystems. This teeny tiny board costed just $35 from microcontrollershop.com.

Arietta G25

Arietta G25 Features:

ARM9 @ 400Mhz
128MB or 256MB DDR2 RAM
UART, ADC, I2C, USB and lot more peripherals!

My Setup:

My laptop which will be the host here runs Arch Linux. The first step would be loading the image for Arietta in the microSD card. I downloaded Debian Wheezy Grip 7.7 image from here and wrote the image to a 4GB microSD card. The next step would be to setup an SSH connection between the Laptop and Arietta G25. Before that, let us disable the dhcp service in Arch Linux(Host).

sudo systemctl stop dhcpcd.service

If the image is correctly loaded into the microSD card, the red LED on Arietta board will start blinking after few seconds of being powered and we will be able to see the emulated USB Ethernet Adapter in Arch's Terminal.

Blinking LED

ip link

This should display your USB Ethernet interface. In my case, it is enp0s29u1u1. Let us set the ip address for this interface.

sudo ip addr add 192.168.10.30/24 broadcast 192.168.10.1 dev enp0s29u1u1

We are setting the IPv4 address 192.168.10.30 on our host because the Arietta G25 board has a default static IP address of 192.168.10.10.

sudo ip link set enp0s29u1u1 down

sudo ip link set enp0s29u1u1 up

check the status of the interface by typing

ip link

ping 192.168.10.10

If you are able to ping the arietta board(192.168.10.10), type the following command

ssh root@192.168.10.10

password : acmesystems

We have successfully logged into Arietta G25 through SSH !!

Comments

Shell Scripting to Display Bar Graphs in Linux Terminal

This week was quite hectic for me with course assignments and their merciless deadlines. One such assignment in Advanced Computer Architecture was simulation of various benchmarks in alpha architecture in simplescalar , a well-known computer architecture simulator. I was supposed to run a total of 4 benchmarks with different configurations of cache memory, instruction issue widths, commit widths, in-order execution modes, etc and I had to plot the required performance parameters for every benchmark. A conservative estimate would be around 40 plots! Since the simulation platform was Linux, I could breathe a sigh of relief since most things can be automated using a powerful tool called shell. Scripting made my life easier here since I can automate a bunch of simulations without having to keep an eye on each and every simulation which would take anywhere from 20 minutes to 20 hours. The problem arose when it came to plotting the performance results. Becau...

Programming STM32 ARM microcontrollers in Arch Linux

Once upon a time, not so long ago, the 8-bit microcontrollers were ruling the hobbyist embedded world. But today, the 32-bit ARM Cortex Microcontrollers are so inexpensive and power efficient that there is no good reason to ignore them. Here, let us see how to program a STM32 ARM cortex Microcontroller in Linux environment. The specific microcontroller used here is an STM32F103C8 (ARM cortex M3) programmed in Arch linux. Components Generic STM32F103 board (blue pill) STLINK-V2 (STM32 programmer) Female-Female connectors All the above components can be bought from ebay for less than $10 total. The STLINK-V2 is optional since you can use any of USB-SERIAL converters like FT232, CP2102, PL2303, CH340 and the built-in UART bootloader of STM32 chip to program. So if you already have any of the above serial converters, you don't really need STLINK to program the STM32F103 microcontroller. But STLINK helps if you plan to use in circuit debugging functionalities. Software The...

JTAG - Test Access Port (TAP)Controller based Xilinx FPGA configuration using Raspberry Pi

JTAG - Joint Test Action Group is an IEEE 1149.1 standard used in many silicon devices for programming and debugging purposes. Xilinx FPGAs support this JTAG protocol for their configuration. Here I have designed a JTAG FPGA bitstream programmer using Raspberry Pi which programs the bit file into FPGA in fraction of seconds! JTAG physical bus has four lines: TMS (Test Mode Select) TDI (Test Data In) TDO (Test Data Out) TCK (Test Clock) Components Used: Raspberry-Pi Xilinx Spartan 3E FPGA (XC3S250E in Papilio One) Jumper wires BLOCK DIAGRAM: TAP CONTROLLER: The TAP(Test Access Port) controller is a state machine inside the FPGA which changes it's state based on TMS input. For instance, let us assume that the state machine is in " Test-Logic-Reset " state. Now if I drive the TMS pin low and toggle the TCK pin, the state machine will go to " Run-Test/ Idle " state. This is how we move to different states. Note ...

Electronics Adventures

Search This Blog